Welkom...

V. Bloemen MSc (Vincent)

Promovendus

Expertises

Model Checking
Synchronization
Temporal Logic
Model Checking
Linear Time
Temporal Logic
Parallel Algorithms
Specifications

Publicaties

Recent
Bloemen, V., van Zelst, S. J., van der Aalst, W. M. P., van Dongen, B. F., & van de Pol, J. (2018). Maximizing Synchronization for Aligning Observed and Modelled Behaviour. In M. Weske, M. Montali, J. vom Brocke, & I. Weber (Eds.), Business Process Management: 16th International Conference, BPM 2018, Sydney, NSW, Australia, September 9–14, 2018, Proceedings (Vol. 11080, pp. 233-249). Cham: Springer International. DOI: 10.1007/978-3-319-98648-7_14
Barnat, J., Bloemen, V., Duret-Lutz, A., Laarman, A., Petrucci, L., van de Pol, J., & Renault, E. (2018). Parallel Model Checking Algorithms for Linear-Time Temporal Logic. In Y. Hamadi, & L. Sais (Eds.), Handbook of Parallel Constraint Reasoning (pp. 457-507). Cham: Springer. DOI: 10.1007/978-3-319-63516-3_12
Bloemen, V., Duret-Lutz, A., & van de Pol, J. (2017). Explicit State Model Checking with Generalized Büchi and Rabin Automata. In SPIN 2017: Proceedings of the 24th ACM SIGSOFT International SPIN Symposium on Model Checking of Software (pp. 50-59). Association for Computing Machinery. DOI: 10.1145/3092282.3092288
Bloemen, V., Laarman, A., & van de Pol, J. C. (2016). Multi-Core On-The-Fly SCC Decomposition. In Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2016 (pp. 8). New York: Association for Computing Machinery. DOI: 10.1145/2851141.2851161
Bloemen, V. (2016). Parallel Model Checking of ω-Automata. In A. Butterfield, & M. Rossi (Eds.), Proceedings of the Formal Methods 2016 Doctoral Symposium co-located with 21st International Symposium on Formal Methods (FM 2016) (pp. 1). Aachen: CEUR Workshop Proceedings.
Bloemen, V., & van de Pol, J. C. (2016). Multi-core SCC-Based LTL Model Checking. In R. Bloem, & E. Arbel (Eds.), Hardware and Software: Verification and Testing; Proceedings of the 12th International Haifa Verification Conference, HVC 2016 (pp. 18-33). (Lecture Notes in Computer Science; Vol. 10028). Cham: Springer International Publishing. DOI: 10.1007/978-3-319-49052-6_2
Bloemen, V., Diaz, D., van der Bijl, M., & Abreu, S. (2014). Extending the Finite Domain Solver of GNU Prolog. In T. Ströder, & T. Swift (Eds.), Proceedings of the International Joint Workshop on Implementation of Constraint and Logic Programming Systems and Logic-based Methods in Programming Environments 2014 (pp. 47-62). (Aachener Informatik-Berichte (AIB); No. 2014-09). Aachen: RWTH Aachen.

Pure Link

Contactgegevens

Bezoekadres

Universiteit Twente
Faculteit Elektrotechniek, Wiskunde en Informatica
Zilverling (gebouwnr. 11), kamer 3126
Hallenweg 19
7522NH  Enschede

Navigeer naar locatie

Postadres

Universiteit Twente
Faculteit Elektrotechniek, Wiskunde en Informatica
Zilverling  3126
Postbus 217
7500 AE Enschede